View 74LVQ163TTR_1202762.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74LVQ163
SYNCHRONOUS PRESETTABLE 4-BIT COUNTER
s
s s
s
s
s
s s
s
s
s
HIGH SPEED: fMAX = 180 MHz (TYP.) at VCC = 3.3 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: ICC = 4 A (MAX.) at TA=25C LOW NOISE: VOLP = 0.3V (TYP.) at VCC = 3.3V 75 TRANSMISSION LINE DRIVING CAPABILITY SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 12mA (MIN) at VCC = 3.0 V PCI BUS LEVELS GUARANTEED AT 24 mA BALANCED PROPAGATION DELAYS: tPLH tPHL OPERATING VOLTAGE RANGE: VCC(OPR) = 2V to 3.6V (1.2V Data Retention) PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 163 IMPROVED LATCH-UP IMMUNITY
SOP
TSSOP
ORDER CODES
PACKAGE SOP TSSOP TUBE 74LVQ163M T&R 74LVQ163MTR 74LVQ163TTR
DESCRIPTION The 74LVQ163 is a low voltage CMOS SYNCHRONOUS PRESETTABLE COUNTER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications. It is a 4 bit binary counter with Synchronous Clear. The circuit have four fundamental modes of operation, in order of preference: synchronous reset, parallel load, count-up and hold. Four PIN CONNECTION AND IEC LOGIC SYMBOLS
control inputs, Master Reset (CLEAR), Parallel Enable Input (LOAD), Count Enable Input (PE) and Count Enable Carry Input (TE), determine the mode of operation as shown in the Truth Table. A LOW signal on CLEAR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CLOCK. A LOW signal on LOAD overrides counting and allows information on Parallel Data Qn inputs to be loaded into the flip-flops on the next rising edge of CLOCK. With LOAD and CLEAR, PE and TE permit counting when both are high. Conversely, a LOW signal on either PE and TE inhibits counting. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
July 2001
1/13
74LVQ163
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No 1 2 3, 4, 5, 6 7 10 9 14, 13, 12, 11 15 8 16 SYMBOL CLEAR CLOCK A, B, C, D PE TE LOAD QA to QD NAME AND FUNCTION
Synchronous Master
Reset Clock Input (Positive Edge Trigger) Data Inputs Count Enable Input Count Enable Carry Input Parallel Enable Input Flip-Flop Outputs
CARRY OUT Terminal Count Output GND Ground (0V) Positive Supply Voltage VCC
TRUTH TABLE
INPUTS CLEAR L H H H H H LOAD X L H H H X PE X X X L H X TE X X L X H X CK L A L B L C L D RESET TO "0" PRESET DATA NO COUNT NO COUNT COUNT NO COUNT OUTPUTS FUNCTION
NO CHANGE NO CHANGE COUNT UP NO CHANGE
X : Don't Care; A, B, C, D; Logic level of data input; CARRY OUT : TE x QA x QB x QC x QD
2/13
74LVQ163
LOGIC DIAGRAM
3/13
74LVQ163
TIMING CHART
ABSOLUTE MAXIMUM RATINGS
Symbol VCC VI VO IIK IOK IO Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current Parameter Value -0.5 to +7 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 20 20 50 300 -65 to +150 300 Unit V V V mA mA mA mA C C
ICC or IGND DC VCC or Ground Current Tstg Storage Temperature TL Lead Temperature (10 sec)
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied
4/13
74LVQ163
RECOMMENDED OPERATING CONDITIONS
Symbol VCC VI VO Top dt/dv Supply Voltage (note 1) Input Voltage Output Voltage Operating Temperature Input Rise and Fall Time VCC = 3.0V (note 2) Parameter Value 2 to 3.6 0 to VCC 0 to VCC -55 to 125 0 to 10 Unit V V V C ns/V
1) Truth Table guaranteed: 1.2V to 3.6V 2) VIN from 0.8V to 2V
DC SPECIFICATIONS
Test Condition Symbol Parameter VCC (V) TA = 25C Min. 2.0 0.8 IO=-50 A 3.0 IO=-12 mA IO=-24 mA VOL Low Level Output Voltage IO=50 A 3.0 IO=12 mA IO=24 mA II ICC IOLD IOHD Input Leakage Current Quiescent Supply Current Dynamic Output Current (note 1, 2) 3.6 3.6 3.6 VI = VCC or GND VI = VCC or GND VOLD = 0.8 V max VOHD = 2 V min 0.1 4 36 -25 0.002 0 0.1 0.36 2.9 2.58 2.99 2.9 2.48 2.2 0.1 0.44 0.55 1 40 25 -25 Typ. Max. Value -40 to 85C Min. 2.0 0.8 2.9 2.48 2.2 0.1 0.44 0.55 1 40 A A mA mA V V Max. -55 to 125C Min. 2.0 0.8 Max. V V Unit
VIH VIL VOH
High Level Input Voltage Low Level Input Voltage High Level Output Voltage
3.0 to 3.6
1) Maximum test duration 2ms, one output loaded at time 2) Incident wave switching is guaranteed on transmission lines with impedances as low as 75
5/13
74LVQ163
DYNAMIC SWITCHING CHARACTERISTICS
Test Condition Symbol Parameter VCC (V) 3.3 3.3 CL = 50 pF 3.3 0.8 V TA = 25C Min. Typ. 0.3 -0.8 2 -0.3 Max. 0.8 V V Value -40 to 85C Min. Max. -55 to 125C Min. Max. Unit
VOLP VOLV VIHD
VILD
Dynamic Low Voltage Quiet Output (note 1, 2) Dynamic High Voltage Input (note 1, 3) Dynamic Low Voltage Input (note 1, 3)
1) Worst case package. 2) Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND. 3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3.3V to threshold (VILD), 0V to threshold (VIHD), f=1MHz.
6/13
74LVQ163
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, RL = 500 , Input tr = tf = 3ns)
Test Condition Symbol Parameter VCC (V) 2.7 3.3 2.7
(*)
Value TA = 25C Min. Typ. 7.5 6.3 8.8 7.1 6.1 5.2 4.0 3.0 4.0 3.0 5.0 4.0 1 0.5 3.0 2.5 1 0.5 8.0 6.0 0 0 7.0 6.0 0 0 100 120 1.9 1.9 1.9 1.9 2.5 2.1 -1.6 -1.2 1.5 1.2 -0.6 -0.5 3.7 3.2 -3.0 -2.5 3.4 3.0 -2.6 -2.2 150 180 0.5 0.5 1.0 1.0 Max. 12.0 9.5 14.0 10.5 10.0 8.0 4.0 3.0 4.0 3.0 5.0 4.0 1 0.5 3.0 2.5 1 0.5 8.0 6.0 0 0 7.0 6.0 0 0 80 100 1.0 1.0 -40 to 85C Min. Max. 15.0 11.0 16.0 12.0 11.5 9.5 4.0 3.0 4.0 3.0 5.0 4.0 1 0.5 3.0 2.5 1 0.5 8.0 6.0 0 0 7.0 6.0 0 0 60 80 1.0 1.0 ns ns ns ns ns ns ns ns ns ns -55 to 125C Min. Max. 17.0 12.5 18.5 14.0 13.0 10.5 ns ns ns Unit
tPLH tPHL Propagation Delay Time CK to Q tPLH tPHL Propagation Delay Time CK to CARRY OUT tPLH tPHL Propagation Delay Time TE to CARRY OUT tW CK pulse Width, (Count) High or LOW tW CK pulse Width, (Load) High or LOW ts Setup Time HIGH or LOW (INPUT to CLOCK) th Hold Time HIGH or LOW (INPUT to CLOCK) ts Setup Time HIGH or LOW (CLEAR to CLOCK) th Hold Time HIGH or LOW (CLEAR to CLOCK) ts Setup Time HIGH or LOW (LOAD to CLOCK) th Hold Time HIGH or LOW (LOAD to CLOCK) ts Setup Time HIGH or LOW (PE or TE to CLOCK) th Hold Time HIGH or LOW (PE or TE to CLOCK) fMAX Maximum Clock Frequency tOSLH tOSHL Output To Output Skew Time (note1, 2)
3.3(*) 2.7 3.3(*) 2.7 3.3
(*)
2.7 3.3(*) 2.7 3.3
(*)
2.7 3.3
(*)
2.7 3.3(*) 2.7 3.3(*) 2.7 3.3(*) 2.7 3.3
(*)
2.7 3.3(*) 2.7 3.3
(*)
2.7 3.3 2.7 3.3
(*)
MHz
(*)
ns
1) Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs of the same device switching in the same direction, either HIGH or LOW (tOSLH = |tPLHm - tPLHn|, t OSHL = |tPHLm - t PHLn|) 2) Parameter guaranteed by design (*) Voltage range is 3.3V 0.3V
7/13
74LVQ163
CAPACITIVE CHARACTERISTICS
Test Condition Symbol Parameter VCC (V) 3.3 3.3 fIN = 10MHz TA = 25C Min. Typ. 4 33 Max. Value -40 to 85C Min. Max. -55 to 125C Min. Max. pF pF Unit
CIN CPD
Input Capacitance Power Dissipation Capacitance (note 1)
1) CPD is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. ICC(opr) = CPD x VCC x f IN + ICC/n (per circuit)
TEST CIRCUIT
CL = 50pF or equivalent (includes jig and probe capacitance) RL = 500 or equivalent RT = ZOUT of pulse generator (typically 50)
WAVEFORM 1 : PROPAGATION DELAYS , COUNT MODE (f=1MHz; 50% duty cycle)
8/13
74LVQ163
WAVEFORM 2: PROPAGATION DELAYS CLEAR MODE (f=1MHz; 50% duty cycle)
WAVEFORM 3: PROPAGATION DELAYS PRESET MODE (f=1MHz; 50% duty cycle)
9/13
74LVQ163
WAVEFORM 4: PROPAGATION DELAYS COUNTABLE MODE (f=1MHz; 50% duty cycle)
WAVEFORM 5: PROPAGATION DELAYS CASCADE MODE (f=1MHz; 50% duty cycle)
10/13
74LVQ163
SO-16 MECHANICAL DATA
DIM. A a1 a2 b b1 C c1 D E e e3 F G L M S 3.8 4.6 0.5 9.8 5.8 1.27 8.89 4.0 5.3 1.27 0.62 8 (max.) 0.149 0.181 0.019 10 6.2 0.35 0.19 0.5 45 (typ.) 0.385 0.228 0.050 0.350 0.157 0.208 0.050 0.024 0.393 0.244 0.1 mm. MIN. TYP MAX. 1.75 0.2 1.65 0.46 0.25 0.013 0.007 0.019 0.003 MIN. inch TYP. MAX. 0.068 0.007 0.064 0.018 0.010
PO13H
11/13
74LVQ163
TSSOP16 MECHANICAL DATA
mm. DIM. MIN. A A1 A2 b c D E E1 e K L 0 0.45 0.60 0.05 0.8 0.19 0.09 4.9 6.2 4.3 5 6.4 4.4 0.65 BSC 8 0.75 0 0.018 0.024 1 TYP MAX. 1.2 0.15 1.05 0.30 0.20 5.1 6.6 4.48 0.002 0.031 0.007 0.004 0.193 0.244 0.169 0.197 0.252 0.173 0.0256 BSC 8 0.030 0.004 0.039 MIN. TYP. MAX. 0.047 0.006 0.041 0.012 0.0089 0.201 0.260 0.176 inch
A
A2 A1 b e K c L E
D
E1
PIN 1 IDENTIFICATION
1
0080338D
12/13
74LVQ163
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. (c) The ST logo is a registered trademark of STMicroelectronics (c) 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom (c) http://www.st.com
13/13

▲Up To Search▲

Price & Availability of 74LVQ163TTR

	To Download 74LVQ163TTR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .